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Abstract
In this paper we give an Immerman’s Theorem for real-valued computation. We define circuits
operating over real numbers and show that families of such circuits of polynomial size and constant
depth decide exactly those sets of vectors of reals that can be defined in first-order logic on
R-structures in the sense of Cucker and Meer.
Our characterization holds both non-uniformily as well as for many natural uniformity conditions.
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tion → Complexity classes; Theory of computation → Finite Model Theory; Theory of computation
→ Complexity theory and logic
Keywords and phrases Computation over the reals, descriptive complexity, constant-depth circuit
families
1 Introduction
Computational complexity theory is a branch of theoretical computer science which focuses
on the study and classification of problems with regard to their innate difficulty. This is done
by dividing these problems into classes, according to the amount of resources necessary to
solve them using particular models of computation. One of the most prominent such models
is the Turing machine – a machine operating sequentially on a fixed, finite alphabet.
If one wishes to study problems based on their parallel complexity or in the domain of
the real numbers, one requires different models of computation. Theoretical models exist
both for real-valued sequential and for real-valued parallel computation, going back to the
seminal work by Blum, Shub and Smale [1]. Unlike Turing machines, machines over R obtain
not an unstructured sequence of bits as input but a vector of real numbers or an (encoding
of an) R-structure. The respective parallel model we are going to have a closer look at is a
real analogue to the arithmetic circuit (see, e.g., [12]), which, as its name suggests, resembles
electrical circuits in its functioning, however, contrary to these they operate not on electrical
signals, i.e., Boolean values, but real numbers.
Descriptive complexity is an area of computational complexity theory, that groups
decision problems into classes not by bounds on the resources needed for their solution but
by considering the syntactic complexity of a logical formalism able to specify the problems.
Most well-known is probably Fagin’s characterization of the class NP as those problems that
can be described by existential second-order formulas of predicate logic [6]. Since then, many
complexity classes have been characterized logically. Most important in our context is a
characterization obtained by Neil Immerman, equating problems decidable by (families of)
Boolean circuits of polynomial size and constant depth with those describable in first-order
logic:
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2 A Logical Characterization of Constant-Depth Circuits over the Reals
I Theorem 1 ([11]). AC0 = FO.
An important issue in circuit complexity is uniformity, i.e., the question if a finite
description of an infinite family of circuits exists, and if yes, how complicated it is to obtain
it. Immerman’s Theorem holds both non-uniformly, i.e., under no requirements on the
constructability of the circuit family, as well as for many reasonable uniformity conditions. In
the non-uniform case, first-order logic is extended by allowing access to arbitrary numerical
predicates, in symbols: non-uniform AC0 = FO[Arb].
The rationale behind the descriptive approach to complexity is the hope to make tools
from logic on expressive power of languages available to resource-based complexity and use
non-expressibility results to obtain lower bounds on resources such as time, circuit size or
depth, etc.
Descriptive complexity seems even more pertinent for real-valued computation than for
computation on bit-strings, because formulas just like computation models over R operate
on structured inputs. Usually one considers metafinite structures, that is finite first-order
structures enriched with a set of functions into another possibly infinite structure, in our
case the real numbers R. This study was initiated by Grädel and Meer [8], presenting
logical characterizations of PR and NPR. Continuing this line of research, Cucker and Meer
showed a few logical characterizations for bounded fan-in real arithmetic circuit classes [4],
which is what this paper builds on. Cucker and Meer first proved a characterization of PR
using fixed-point logic, and building on this characterized the classes of the NC-hierarchy
(bounded fan-in circuits of polynomial size and polylogarithmic depth) restricting the number
of updating in the definition of fixed points to a polylogarithmic number. They leave out
the case of the smallest interesting circuit class AC0. We now expand on their research by
making the framework of logics over metafinite structures amenable for the description of
unbounded fan-in circuits; we are particularly concerned with a real analogue to the class
AC0R and show that it corresponds to first-order logic over metafinite structures:
I Theorem 2. AC0R = FOR.
Cucker and Meer only note that ‘the expressive power of first-order logic is not too big’
since it can only describe properties in NC1R. In a sense we close the missing detail in their
picture by considering the base-case.
The logical characterization of Theorem 2 holds for arbitrary uniformity conditions based
on time-bounded construction of the circuit family, in particular P-uniformity and LT-
uniformity. Extending the framework of Cucker and Meer, we also characterize non-uniform
AC0R by first-order logic enhanced with arbitrary numerical predicates.
This paper is structured as follows: In the next section, we introduce the reader to
machines and circuits over R and the complexity classes they define. We also introduce
logics over metafinite structures. Section 3 contains our results, first turning to non-uniform
circuits and then generalizing our results to different uniformity conditions. We close by
mentioning some questions for further work.
2 Preliminaries
In the upcoming section, we give an introduction to the machine models and logic over R
used in this paper – which are mostly taken from Cucker and Meer [4] – and some extensions
thereof which we will make use of later on.
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2.1 Machines over R
Machines over R, which were first introduced by Blum, Shub and Smale [1], operate on an
unbounded tape of registers containing real numbers. We will define those machines as they
have been defined by Cucker and Meer [4]. In order to describe these machines, we will use
R∞ to denote arbitrarily long R-vectors and for every such x ∈ R∞ we use |x| to denote its
length. To talk about these machines’ tape contents we also consider the bi-infinite direct
sum R∞ whose elementes have the form
(..., x−2, x−1, x0, x1, x2, ...)
where xi ∈ R for all i ∈ Z and xk = 0 for sufficiently large |k|. For R∞, we define the
operations shift left σ` : R∞ → R∞ and shift right σr : R∞ → R∞ which shift the indices of
the elements of R∞, e.g.
... x−2 x−1 x0 x1 x2 ... ... x−2 x−1 x0 x1 x2 ...
σ`(( ..., 0, pi, e, 5, 0, ... )) = ( ..., pi, e, 5, 0, 0, ... )
σr(( ..., 0, pi, e, 5, 0, ... )) = ( ..., 0, 0, pi, e, 5, ... )
I Definition 3 (Definition 1 [4]). A machine over R consists of an input space I = R∞,
an output space O = Rk (for some k ≤ ∞), a state space S = R∞ and a finite connected
directed graph with nodes that are labelled 1...N for some N ∈ N and each of which has one
of the following types:
There are only one input node and one output node. The input node is labelled with 1
and is associated with its next node β(1) and the input map gI : R∞ → R∞. The output
node is labelled with N . Once it is reached the computation halts and its result is placed
in the output space by the output map gO : R∞ → Rk. It therefore has no next nodes. A
computation node m is associated with a next node β(m) and a map gm : R∞ → R∞ where
gm is a polynomial or rational map (i.e., a division of polynomials) on a finite number of
coordinates and the identity on all others. A branch node m is associated with two nodes:
β+(m) and β−(m). The next node of m is β+(m) if x0 ≥ 0 and β−(m) otherwise. (Here x0
denotes the zeroth coordinate of the vector x ∈ S representing the current state.) A shift
node m is associated with a next node β(m) and a map σ : R∞ → R∞, where σ is either a
left or a right shift.
The input map gI places an input (x1, ..., xn) ∈ R∞ in (..., 0, n, x1, ..., xn, 0, ...) ∈ R∞
where the size of the input n is stored in the zeroth coordinate. When the output space is
R∞, gO is the identity map on the first m coordinates of R∞, where m is the number of
consecutive ones stored in the negative coordinates of R∞. If the output space is Rk for
some k ∈ N, we take gO as the identity restricted to the first k coordinates of R∞.
I Definition 4 (Definition 1 [4]). For any given machine M , we denote by fM the function
which yields the output of M when given an input x ∈ R∞ and call that function the input-
output function of M . For any function f : R∞ → Rk, k ≤ ∞ we say that f is computable if
there is a machine M such that fM = f . Additionally, we say that a set A ⊆ R∞ is decidable
if there is a machine M computing its characteristic function.
I Definition 5. A R-machine is said to work in time f(n) if for every input x ∈ R∞, M
reaches its output node after at most f(n) steps. Although generally, n can be anything, in
this paper we are mostly concerned with the case where n is part of the input or its length.
We say that M works in polynomial time if it works in time bounded by O(nO(1)).
Analogously, we say that M works in logarithmic time if it works in time bounded by
O(logn).
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2.2 Arithmetic Circuits over R
Arithmetic circuits over R were first introduced by Cucker [3] and are our main model of
computation. We will define them in analogy to how they were defined by Cucker and
Meer [4], however in this paper we consider unbounded fan-in. Also, we disallow division
and subtraction gates, since it can be shown that losing those gate types does not change
computational power within polynomial size.
I Definition 6. We define the sign function and one variation as follows:
sign(x) :=

1 x > 0
0 x = 0
−1 x < 0
sign′(x) :=
{
1 x ≥ 0
0 x < 0
Since sign′ and sign can be obtained from one another other, as sign′(x) = sign(sign(x)+
1) and sign(x) = sign′(x)− sign′(−x), we will use both freely whenever we have either one
available.
I Definition 7. An arithmetic circuit C over R is a directed acyclic graph. Its nodes (also
called gates) can be of the following types:
Input nodes have indegree 0 and contain the respective input values of the circuit.
Constant nodes have indegree 0 and are labelled with real numbers.
Arithmetic nodes can have an arbitrary indegree only bounded by the number of nodes in the
circuit. They can be labelled with either + or ×.
Sign nodes have indegree 1.
Output nodes have indegree 1 and contain the output values of the circuit after the compu-
tation.
Nodes cannot be predecessors of the same node more than once, which leads to the outdegree
of nodes in these arithmetic circuits being bounded by the number of gates in the circuit.
In order to later describe arithmetic circuits, we associate with each gate a number which
represents its type. For a gate g these associations are as follows:
g input constant + × sign output
type 1 2 3 4 5 6
For convenience, we define auxiliary gates with types 7–12 which do not grant us additional
computational power as we show in Lemma 8. Those are arithmetic gates labelled with − or
the relation symbols =, <, >, ≤ and ≤. All of those nodes have indegree 2.
g − = < > ≤ ≥
type 7 8 9 10 11 12
We will also refer to nodes of the types 8− 12 as relational nodes.
Arithmetic nodes compute the respective function they are labelled with, sign gates
compute the sign function and relational nodes compute the characteristic function of their
respective relation. On any input x, a circuit C computes a function fC by evaluating all
gates according to their labels. The values of the output gates at the end of the computation
are the result of C’s computation, i.e., fC(x).
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In order to talk about complexity classes of arithmetic circuits, one considers the circuit’s
depth and the size. The depth of a circuit is the longest path from an input gate to an output
gate and the size of a circuit is the number of gates in a circuit.
We say that a directed acyclic graph Csub is a subcircuit of a circuit C, if and only if
Csub is weakly connected, all nodes and edges in Csub are also contained in C and it holds
that if there is a path from an input gate to a gate g in C, then this path also exists in Csub.
For any node g in C, we denote by the subcircuit induced by g that subcircuit Csub,g of C,
of which g is the top node. We then also say that g is the root node of Csub,g.
A single circuit can only compute a function with a fixed number of arguments, which is
why we call arithmetic circuits a non-uniform model of computation. In order to talk about
arbitrary functions, we need to consider circuit families, i.e., sequences of circuits which
contain one circuit for every input length n ∈ N. The function computed by a circuit family
C = (Cn)n∈N is the function computed by the respective circuit, i.e.,
fC(x) = fC|x|(x). (1)
A circuit family is said to decide a set if and only if it computes the set’s characteristic
function. For a function f : N→ N, we say that a circuit family C is of size f (depth f), if
the size (depth) of Cn is bounded by f(n).
I Lemma 8. For any arithmetic circuit of polynomial size and constant depth which uses
gates of the types 1− 12, there exists an arithmetic circuit of polynomial size and constant
depth computing the same function, which only uses gates of the types 1− 6.
Proof. Let C be an arithmetic circuit with n input gates which uses gates of the types
1− 12, with size(C) ≤ nq and depth(C) = d for q, d ∈ N. We will construct a circuit C ′ of
polynomial size and constant depth which computes the same function as C. We start out
by C ′ = C and proceed as follows: First, since we can represent t1 ≤ t2 by
t1 ≤ t2 ≡ t1 < t2 ∨ t1 = t2 (2)
for all t1, t2 ∈ R, we replace every ≤ gate in C ′ by a sign gate, followed by an addition gate,
which in turn has a < gate and a = gate as its predecessors. Those two gates then each have
the nodes p1 and p2 as their predecessors.The sign and addition gate at the top represent
the ∨ in this construction. The overall increase in size is 3 per ≤ gate, which leads to the
overall increase in size being polynomial in the worst case. The increase in depth is at worst
2 per gate on the longest path from an input gate to the output gate, which means that the
overall increase in depth is constant. This means that C ′ still computes the same function as
C, its size is still polynomial and its depth is still constant in n and C ′ now does not contain
any ≤ gates. For ≥ gates, we proceed analogously. We continue similarly for the other cases:
Since we can represent t1 = t2 by
t1 = t2 ≡ sign′(−(t1 − t2)2) (3)
for all t1, t2 ∈ R, we replace every = gate in C ′ with predecessors p1 and p2 by a sign gate
at the top, followed by an addition gate which in turn has a constant gate labeled 1 and
another sign gate as its predecessors. This construction represents sign′. That second sign
gate then has a subtraction gate as its predecessor, which has a constant node labeled 0 and
a × gate as its predecessors. The × gate has two + gates as its predecessors, which in turn
each have the same subtraction gate as their predecessor. That subtraction gate then has p1
and p2 as its predecessors. Note here that the + gates here essentially work as identity gates,
6 A Logical Characterization of Constant-Depth Circuits over the Reals
and we only need them, to have the value of (p1 − p2) be multiplied with itself in the ×
node. The overall increase in size per = gate in this construction is 9, which means that the
total overhead in size is still polynomial in the worst case. In terms of depth, the increase
is at worst 6 per gate on the longest path from an input gate to the output gate, meaning
that the total increase is still constant. After this step, C ′ computes the same function as C,
still has polynomial size and constant depth in n and does not contain any = gates. The
construction for < gates with predecessors p1 and p2 works similarly. We make use of t1 < t2
being representable by
t1 < t2 ≡ 1− sign′(t1 − t2) (4)
for all t1, t2 ∈ R. We therefore replace every < gate by a subtraction gate with 1 and a
construction for sign′ as above as its predecessors. The sign′ construction then has a sub-
traction gate as its predecessor, which in turn has the nodes p1 and p2 as its predecessors.The
increase in size per < gate is 6, leading to a polynomial increase at worst and the increase
in depth is at worst 4 per < gate on the longest path from an input gate to the output,
meaning that the overall overhead is constant. This means that C ′ still has polynomial size
and constant depth in n, still computes the same function as C and now does not contain any
< gates. We proceed analogously for > gates. For subtraction gates, we proceed similarly,
since we can represent t1 − t2 by
t1 − t2 ≡ t1 + (−1)× t2 (5)
for all t1, t2 ∈ R. We replace every subtraction gate with predecessors p1 and p2 by an
addition gate with p1 and a multiplication gate as its predecessors, where the multiplication
gate has a constant node labeled −1 and the node p2 as its predecessors.For each gate, this
introduces an increase in size of 2 per subtraction gate, leading to the overall overhead still
being polynomial in the worst case, and an increase in depth of 1 for each gate on the longest
path from an input gate to the output gate, which leads to the overall depth still being
constant. Therefore, C ′ still computes the same function as C, has polynomial size and
constant depth in n and does not contain any subtraction gates. In total, C ′ has polynomial
size in n, constant depth in n, only contains gates of the types 1− 6 and computes the same
function as C. J
I Definition 9. The class AC0R is the class of sets decidable by arithmetic circuit families
over R of polynomial size and constant depth.
The circuit families we have just introduced do not have any restrictions on the difficulty
of obtaining any individual circuit. This means that even with the strict constraints on
the depth and size of the circuits for AC0R, it still contains some undecidable problems.
For this reason, we also consider so-called uniform circuit families, i.e., families of circuits
C = (Cn)n∈N where the gates are numbered, the predecessors of each gate are ordered and
where for any given triple of numbers (n, vnr, pidx), a corresponding triple (t, pnr, c) can be
computed by an R-machine M , where
i.) t is the type of the vnrth gate v in Cn,
ii.) pnr is the number of the pidxth predecessor of v and
iii.) c is the value of v if v is a constant gate, the index i if v is the ith input gate and 0
otherwise.
If v has less than pidx predecessors, M returns (t, 0, 0) and if vnr does not encode a gate
in Cn, M returns (0, 0, 0).
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If this computation only takes logarithmic time in n, we call C LT-uniform. If it takes
polynomial time in n, we call C P-uniform.
For a circuit complexity class C, we will by ULT-C denote the subclass of C, which only
contains sets definable by LT-uniform circuit families. We will use UP-C to analogously
denote those sets in C definable by P-uniform families.
2.3 R-structures and First-order Logic over R
The logics we use to characterize real circuit complexity classes are based on first-order logic
with arithmetics.
I Definition 10 (Definition 7 [4]). Let Ls, Lf be finite vocabularies where Ls can contain
function and predicate symbols and Lf only contains function symbols. An R-structure of
signature σ = (Ls, Lf ) is a pair D = (A,F) where A is a finite structure of vocabulary Ls
which we call the skeleton of D whose universe A we will refer to as the universe of D and
whose cardinality we will refer to by |A|. F is a finite set which contains functions of the
form X : Ak → R for k ∈ N which interpret the function symbols in Lf .
We will use StructR(σ) to refer to the set of all R-structures of signature σ and we will
assume that for any fixed signature σ = (Ls, Lf ), we can fix an ordering on the symbols in
Ls and Lf .
In order to use R-structures as inputs for machines, we encode them in R∞ as follows:
We choose an arbitrary ranking r on A, i.e., a bijection r : A→ {0, ..., |A| − 1}. We then
replace all predicates in Ls by their respective characteristic functions and all functions
f ∈ Ls by r ◦ f . Those functions are then considered to be elements of Lf . We represent
each of these functions by concatenating their function values in lexicographical ordering on
the respective function arguments according to r. To encode D we only need to concatenate
all representations of functions in Lf in the order fixed on the signature. We denote this
encoding by enc(D).
In order to be able to compute |A| from enc(D), we make an exception for functions and
predicates of arity 0. We treat those as if they had arity 1, meaning that e.g. we encode a
function f1() = 3 as |A| 3s.
Since
|enc(D)| =
∑
f∈Lf
|A|max{ar(f),1}, (6)
where ar(f) is the arity of f , we can reconstruct |A| from the arities of the functions in
Lf and the length of enc(D). We can do so by using for example binary search, since we
know that |A| is between 0 and |enc(D)|. We can therefore compute |A| when given ϕ and
|enc(D)| in time logarithmic in |enc(D)|.
2.3.1 First-order Logic over R
IDefinition 11 (First-order logic). The language of first-order logic contains for each signature
σ = (Ls, Lf ) a set of formulas and terms. The terms are divided into index terms which take
values in the skeleton and number terms which take values in R. These terms are inductively
defined as follows:
1. The set of index terms is defined as the closure of the set of variables V under applications
of the function symbols of Ls.
2. Any real number is a number term.
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3. For index terms h1, ..., hk and a k-ary function symbol X ∈ Lf , X(h1, ..., hk) is a number
term.
4. If t1, t2 are number terms, then so are t1 + t2, t1 × t2 and sign(t1).
Atomic formulas are equalities of index terms h1 = h2 and number terms t1 = t2,
inequalities of number terms t1 < t2 and expressions of the form P (h1, ..., hk), where P ∈ Ls
is a k-ary predicate symbol and h1, .., hk are index terms.
The set FOR is the smallest set which contains the closure of atomic formulas under the
Boolean connectives {∧,∨,¬, =⇒ , ⇐⇒ } and quantification ∃vψ and ∀vψ where v ranges
over A.
Equivalence of and sets defined by FOR-formulas are done in the usual way, i.e., a formula
ϕ defines a set S if and only if the elements of S are exactly the encodings of R-structures
under which ϕ holds and two such formulas are said to be equivalent if and only if they
define the same set.
2.3.2 Extensions to FOR
In the following, we would like to extend FOR by additional functions and relations that are
not given in the input structure. To that end, we make a small addition to Definition 10 where
we defined R-structures. Whenever we talk about R-structures over a signature (Ls, Lf ), we
now also consider structures over (Ls, Lf , La). The additional vocabulary La does not have
any effect on the R-structure, but it contains function and relation symbols, which can be
used in a logical formula with this signature. This means that any R-structure of signature
(Ls, Lf ) is also a R-structure of signature (Ls, Lf , La) for any alphabet La.
I Definition 12. Let R be a set of finite relations and functions. We will write FO[R]
to denote the class of sets S for which there exists a FOR-sentence ϕ over a signature
σ = (Ls, Lf , La) such that for every input structure there is an interpretation I such that
ϕ with interpretation I defines S, where I interprets each symbol in La as a function or
relation from R.
With the goal in mind to create a logic which can define sets decided by circuits with
unbounded fan-in, we introduce new rules for building number terms: the sum and the
product rule. We will also give another rule, which we call the maximization rule, but will
later show that we can define this rule in FOR and thus do not gain expressive power by
using it. We will use this rule to show that we can represent characteristic functions in FOR.
I Definition 13 (sum, product and maximization rule). Let t be a number term in which the
variable i occurs freely with other variables ow = w1, ..., wj and let A denote the universe of
the given input structure. Then
sumi(t(i, w)) (7)
is also a number term which is interpreted as
∑
i∈A
t(i, w). Moreover, prodi(t(i, w)) and
maxi(t(i, w)) are defined analogously.
We will also write sumqi (t(i1, ..., iq, w)) to denote sumi1(...sumiq(t(i1, ..., iq, w))) for con-
venience and we will use prodqi analogously.
For a logic L, we will by L+ SUMR, L+ PRODR and L+MAXR denote L extended by
the sum rule, the product rule or the maximization rule respectively.
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We will now evaluate, which logics can already natively use some of the aforementioned
rules. As it turns out, the maximization rule can be used in FOR without any extensions
and the sum and product rule extend neither FOR[Arb] nor a polynomial extension of FOR
which we will see later.
I Lemma 14. FOR = FOR +MAXR
Proof. Let ϕ be a FOR formula which contains maxi-constructions, i.e., number terms of
the form maxi(t(i, w)) for a number term t. We will show that for every such formula, we
can construct another FOR-formula ϕ′ which is equivalent to ϕ but which does not contain
the term maxi(t(i, w)). Since maxi-constructions are number terms, whenever they occur,
they are part of atomic (sub-)formulas. For this reason, we only need to show, how to turn
atomic formulas with maxi-constructions into semantically equivalent formulas (that are
not necessarily atomic anymore). For a given atomic formula with maxi-constructions ϕ,
define ϕ′ as follows: Let ϕ , t1 = t2 and let maxi1 , ...,maxik be the maxi-occurrences of ϕ,
ordered by level of nesting, where maxi1 has the lowest level of nesting, the nesting of maxi2
is either the same as maxi1 or greater by 1 and so on. We assume without loss of generality
that the variables x1, ..., xk and y1, ..., yk do not occur in ϕ. We also assume for now that
there is only one occurrence of maxi at the lowest level of nesting and that t1 consists only
of that outermost maxi-construction, i.e., t1 , maxi1(F1(i1, w1)). To now construct ϕ′, we
go through the maxi-occurrences in ϕ in reverse order of nesting, i.e., from the deepest level
to the shallowest, and for each occurrence maxim(Fm(im, wm)), we create a subformula ψm,
which ensures that Fm is being maximized with respect to im. We will use new variables
x1, ..., xk, y1, ..., yk in the subformulas, which will be quantified later, when we connect those
subformulas to construct ϕ′. ϕ′ will then have the form
ϕ′ , ∃x1∀y1...∃xk∀xkψk ∧ ... ∧ ψ1 ∧ ϕ̂, (8)
where ϕ̂ represents the structure of ϕ without any maxi-constructions. In our case, ϕ̂ would
just be F1(x1, w1) = t2.
We start with the term maxik(Fk(ik, ik1 , ..., ikj , wk)), where Fk is the number term in ϕ
getting maximized by maxik , ik1 , ..., ikj are the variables used in Fk from maxi-constructions
which occur at lower levels of nesting in ϕ and wk are all other variables used in Fk.
We now create the subformula
ψik , Fk(xk, xk1 , ..., xkj , wk) ≥ Fk(yk, xk1 , ..., xkj , wk), (9)
which makes sure that Fk is maximal with respect to ik.
Afterwards, we proceed in reverse order of nesting with the other maxi-occurrences in
ϕ (meaning that maxik−1 is next) and create the subformulas ψk−1, ..., ψ1 similarly. For
m ∈ (k − 1, ..., 1), we proceed as follows:
Let maxim(Fm(im, im1 , ..., imj , wm)) be the occurrence of maxim in ϕ with analogous
Fm, im, im1 , ..., imj , wm as before. Now replace in Fm all maxi-constructions maxi(Fi(i, w)) –
where w are all variables used in Fi except for i – by parentheses around Fi, i.e., maxi(Fi(i, w))
would just become (Fi(i, w)). Denote the result by F ′m. We then define
ψm , F ′m(xm, xm1 , ..., xmj , wm) ≥ F ′m(ym, xm1 , ..., xmj , wm). (10)
Finally, we define
ϕ′ , ∃x1∀y1...∃xk∀yk ψk ∧ ... ∧ ψ1 ∧ F ′1(x1, w1) = t2. (11)
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This construction now works for our strong assumption that t1 , maxi1(F1). However,
we only require the following modifications to make it generally applicable: If ϕ contains
only one maxi-construction at the lowest level, but then operates on that construction, we
can just add the context of that maxi-construction to the term F ′1 in ϕ′. For example if
ϕ , 7 = maxi(F (i)) + 1, then we could just add the ’+1’ to the F ′1(x1, w1) in Formula 11. If
ϕ contains several maxi-constructions at the lowest level of nesting, then we can construct
as we have previously and just add the subformulas to the conjunction in ϕ′.
ϕ′ now does not contain any maxi-constructions and is therefore a valid FOR-formula.
Since for every maxi-occurrence in ϕ, there is a subformula in the conjunction of ϕ′ making
sure that the term maximized by maxi in ϕ is also maximal in ϕ′, ϕ′ is also semantically
equivalent to ϕ.
We can construct ϕ′ analogously, if both, t1 and t2 contain maxi-constructions or if ϕ ,
t1 < t2. We have therefore shown that for any FOR-formula with maxi-constructions, there
exists a semantically equivalent formula which does not contain any such constructions. J
I Definition 15. Let Arb denote the set of all finite relations and functions.
I Lemma 16. FOR[Arb] = FOR[Arb] + SUMR = FOR[Arb] + PRODR
Proof. In order to prove this, we will take an arbitrary FOR[Arb]-sentence ϕ in which
number terms of the form sumi(t(i, w)) occur and then create an FOR[Arb]-term ϕ′ which
is semantically equivalent to ϕ but which does not contain any such constructions. Note
that the set La of the signature of ϕ′ will be different to that of ϕ. Let ϕ be a valid
FOR[Arb] sentence of signature {Ls, Lf , La} with the exception that it contains number
terms of the form sumi(t(i, w)), where t(i, w) is a number term (which may again contain
sumi-constructions). Without loss of generality, we assume that for all number terms of the
form sumi(t(i, w)), there is no symbol sum(t,i) in the signature of ϕ. We now construct a
number term ϕ′ which is equivalent to ϕ but which does not contain any constructions of
the aforementioned form. We define ϕ′ step by step. We start out by ϕ′ , ϕ. We now take
any such instance of a number term sumi(t(i, w)) in ϕ′ where t itself does not contain any
instances of sumi-constructions. Let D = {Ls, Lf , La} be the signature of ϕ′. Without loss of
generality, D does not contain the symbol sum(t,i). Now add to the set La of D the function
symbol sum(t,i) of arity j = |w| and replace in ϕ′ the term sumi(t(i, w)) by sum(t,i)(w). The
interpretation of sum(t,i)(y1, ..., yj) for any (y1, ..., yj) ∈ Aj is the sum over all different values
v ∈ A for i if i is in t replaced by v and wk is replaced by yk for all 1 ≤ k ≤ j, i.e., for all
(y1, ..., yk) ∈ A:
sum(t,i)(y1, ..., yj) :=
∑
i∈A
t(y1, ..., yk) (12)
The resulting formula ϕ′ is now semantically equivalent to ϕ, since we just moved the
interpretation of the symbol sumi to the function symbol sum(t,i), but it does not contain
the instance of sumi(t(i, w)) that we just removed. If we repeat this process for all remaining
occurrences of sumi in ϕ′, we arrive at a sentence which is semantically equivalent to ϕ
but which does not contain any instances of sumi. FOR[Arb] = FOR[Arb] + PRODR can be
shown analogously. J
I Remark 17. For the sake of simplicity we will in the following only consider functional
R-structures, i.e., R-structures whose signatures do not contain any predicate symbols. This
does not restrict what we can express, since any relation P ∈ Ak can be replaced by its
characteristic function χP : Ak → R.
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As mentioned before, the reason why we need the maximization rule is that we would
like to write characteristic functions as number terms. For a first-order formula ϕ(v1, ..., vr)
we define its characteristic function χ[ϕ] on a structure D by
χ[ϕ](a1, ..., ar) =
{
1 if D |= ϕ(a1, ..., ar)
2 otherwise
(13)
The following result is a slight modification of a result presented by Cucker and Meer [4].
I Proposition 18. Let R be a set of functions and predicates. For every FOR[R]-formula
ϕ(v1, ..., vk), there is a FOR[R] number term describing χ[ϕ].
3 Characterizing AC0R
In this section, we give descriptive complexity results for the non-uniform set AC0R and some
of its uniform subsets. In order to achieve this, we use the previously defined first-order logic
over the real numbers and the extensions we defined.
3.1 A Characterization for non-uniform AC0R
First of all we show an equality which is close to a classical result shown by Immermann [10].
We show that extending our first-order logic over the reals with arbitrary functions lets us
exactly describe the non-uniform set AC0R.
In the proof for the upcoming theorem, we make use of a convenient property of circuits
deciding AC0R-sets, namely that for each of those circuits, there exist tree-like circuits deciding
the same set. We call these circuits full trees.
I Lemma 19. For every AC0R-circuit family (Cn)n∈N, there exists an AC0R-circuit family
(C ′n)n∈N computing the same function, such that for all n ∈ N and every gate v in C ′n, every
path from an input gate to v has the same length.
Proof. In order to prove this, we construct, for any given AC0R-family C, an AC0R-circuit
family C’ which exhibits this property. Note that since we are talking about circuits deciding
sets, we know that the given circuits will each only have one output gate. We give a generic
construction for turning any circuit of C into one of C’ which computes the same function. To
achieve this, we proceed in two steps: for a given circuit we first create an equivalent circuit
where only the input gates have an outdegree > 1, and which is thus very tree-like. Secondly,
we will pad all paths from input gates to the output gate to have the same length. Due to
the tree-likeness of our circuit, this property then translates to all nodes in the circuit.
Step one: Let Cn be an AC0R-circuit which contains non-input gates with outdegree > 1.
We would like to get rid of those gates. To accomplish this, consider all subcircuits of Cn
induced by non-input gates which have outdegree > 1 in which every other non-input gate has
outdegree 1. Since Cn is acyclic, at least one such subcircuit must exist. These subcircuits are
all distinct from each other, because only their respective root node has multiple successors
(barring the input gates). For each of those subcircuits Csub,gn now proceed as follows: Let g
be the root node of Csub,gn . Replace each connection beyond the first from g to a successor
by a copy of Csub,gn , i.e., by a subcircuit which has the same input gates as Csub,gn and where
all other gates and connections are copies of the gates and connections in Csub,gn . After this
step, the longest distance between the output node and a non-input node g with multiple
successors whose induced subcircuit contains no non-input gates with > 1 successors is
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reduced by at least one. Repeat this process until there are no more non-input gates with
multiple successors in Cn and denote the circuit after the ith step by Cin. Let q ∈ N be such
that size(Cn) < nq. We show that the size of the circuit resulting in this process is still a
polynomial in n by induction. To be exact, we show that size(Cin) < nq∗(1+2i) for all i ∈ N.
Base case C1n: After the first step of this process we have increased the size of Cn by less
than nq for each of less than nq − 1 root nodes (because the output node cannot be such
a root node) and each of less than nq successors thereof. This means that size(C1n) <
(nq) + (nq − 1) ∗ (nq)2 < (nq)3 = nq∗(1+2).
Induction step Ckn → Ck+1n : In the kth step, we replaced all subcircuits induced by non-input
nodes with multiple successors in Ck−1n by copies. This means that all root nodes we consider
in the k + 1th step have not been altered yet and that there are therefore less than nq of
those. Additionally, since all those root nodes have multiple successors, no nodes reachable
from these roots have been altered either. Therefore, each of those roots has less than
nq successors. The subcircuits these nodes induce, however, have been altered and are
therefore of size less than nq∗(1+2k). After the k+1th step, we have replaced less than nq − 1
subcircuits of size less than nq∗(1+k) by less than nq copies each. Therefore it follows that
size(Ck+1n ) < nq∗(1+2k) + nq∗(1+2k) ∗ nq ∗ (nq − 1) < nq∗(1+2k) ∗ n2q = nq∗(1+2(k+1)).
Let C ′n denote the circuit after finishing the procedure above. Since we reduce the distance
of the output node to the furthest such root node in each step, we only need to execute this
process for a constant number of steps. Therefore C ′n = Ckn for some k ∈ N, which means
that the size of the C ′n is still a polynomial in n. The depth of C ′n is still constant as the
procedure we performed did not alter the circuits depth. Additionally, since we only added
copies of subcircuits in place of subcircuits with several successors, we also did not change
the computed function. This means that Cn is still an AC0R-circuit which computes the same
function as Cn but does not contain any non-input gates with multiple successors.
Step two: We know that C ′n does not have any nodes with outdegree > 1 beyond the input
gates. Consider now all paths p1, ..., pk from an input gate to the singular output gate. Let
d be the depth of C ′n, i.e., the length of the longest path from any input gate to the output
gate. For every path pi now add d− length(pi) successive addition gates in between the first
node of pi – the respective input gate – and pi’s second node. This ensures that all paths
from input gates to the output gate have the same length. Denote the resulting circuit by
C ′′n . As we will see, this also results in the property that we wanted in the first place: for
every node v in C ′′n , all paths from input gates to v have the same length. We show this
by contradiction: Assume that there is a gate v in C ′′n to which there are two paths from
input gates with different lengths. We know that v and all its successors have outdegree
≤ 1, therefore we know that there can be only one path from v to the output node. That
means that there would also be two paths of different length from input gates to the ouput
node, which is a contradiction. As in step one, we have not added any depth to C′, but we
increased its size. The increase in size, however, is less than size(C ′n) ∗ n ∗ depth(C ′n), since
there is at most one path from input to output for each outgoing edge of the input gates.
There are n input gates and there can be at most size(C ′n) outgoing edges from those, so we
have at most n ∗ size(C ′n) paths. Each path now gets padded by less than depth(C ′n) nodes.
In the end, since size(C ′′n) is a polynomial in n and depth(C ′′n) is constant with respect to n,
the resulting circuit exhibits the properties that we desire and is still of constant depth and
polynomial size. It also computes the same function as C ′n, since addition gates with only a
singular predecessor are essentially just identity gates. J
I Theorem 20. FOR[Arb] = AC0R.
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Proof. FOR[Arb] ⊆ AC0R: To show that FOR[Arb] is included in AC0R, we will show that for
any FOR[Arb]-sentence ϕ, we can create an AC0R circuit family which decides exactly the set
defined by ϕ. Given a fixed size n of input R-structures D = (A,F) (n = |enc(D)|), we can
for any FOR-formula reconstruct |A| from n as described on page 7. We will denote |A| by u.
For any such formula ϕ with exactly k free variables x1, ..., xk and for all 1 ≤ m1, ...,mk ≤ u
we then create an arithmetic circuit Cϕ(m1,...,mk)n with the following property: For any input
structure D it holds that D |= ϕ if and only if enc(D) is accepted by Cϕ(m1,...,mk)n , where xi
is substituted by mi for all 1 ≤ i ≤ k. (That means that any such circuit Cϕ(m1,...,mk)n for
a formula ϕ outputs either 1 or 0.) At the very top of the circuit is the output node. The
rest of the circuit is defined by induction. A formula ϕ with k free variables x1, ..., xk and
natural numbers m1, ...,mk, with 1 ≤ mi ≤ u for all i are given.
1. Let ϕ , ∃yψ(y). If y does not occur free in ψ, then Cϕ(m1,...,mk)n = Cψ(m1,...,mk)n .
Otherwise, the free variables in ψ are x1, ..., xk, y. Cϕ(m1,...,mk)n now consists of a sign
gate with an unbounded fan-in addition gate as its predecessor which in turn has the
circuits Cψ(m1,...,mk,i)n as its predecessors for 1 ≤ i ≤ u.
2. If ϕ , ∀yψ(y), then Cϕ(m1,...,mk)n is defined as in the existential case, but with a multi-
plication gate below the sign gate.
3. Let ϕ , ¬ψ. Then Cϕ(m1,...,mk)n consists of a subtraction gate, which subtracts the sign
of Cψ(m1,...,mk)n from 1.
4. Let ϕ , ψ∧ ξ. Then Cϕ(m1,...,mk)n consists of a sign gate followed by a multiplication gate
with Cψ(m1,...,mk)n and Cξ(m1,...,mk)n as its predecessors. (The sign gate is technically not
necessary for this case, but we keep it for consistency with e.g. the construction for ∨.)
5. If ϕ , ψ ∨ ξ, ϕ , ψ =⇒ ξ or ϕ , ψ ⇐⇒ ξ, then Cϕ(m1,...,mk)n follows analogously to
ϕ , ψ ∧ ξ.
6. Let ϕ , h1 = h2 for index terms h1, h2. Then Cϕ(m1,...,mk)n consists of an equality gate
with the circuits Ch1(m1,...,mk)n and Ch2(m1,...,mk)n as its predecessors.
7. If ϕ , t1 = t2 for number terms t1, t2, then Cϕ(m1,...,mk)n is defined analogously to the
case with index terms.
8. Let ϕ , t1 < t2 for number terms t1, t2. Then Cϕ(m1,...,mk)n consists of a < gate with
C
t1(m1,...,mk)
n and Ct2(m1,...,mk)n as its predecessors.
For the cases 6, 7 and 8, we also need to show how non-formula index and number terms can
be evaluated by our circuit. We will define these by induction as well. Let h be an index
term:
1. Let h , x for x ∈ V . Then x must be xi for an i ∈ 1, ..., k and have previously been
quantified. Then Ch(m1,...,mk)n consists of the constant gate with value mi.
2. Let h , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`.
Then Ch(m1,...,mk)n consists of an unbounded addition gate at the top with u` unbounded
multiplication gates as its predecessors – one for each possible input to f , i.e., for each
different encoded tuple (a1, ..., a`), ai ∈ A. Each of these multiplication gates has then
` equality gates as their predecessors – one for each element of (a1, ..., a`) – and one
constant gate containing the function value f(a1, ..., a`). Of the equality gates, each has
a constant gate with the respective value rank(ai) – which is the value associated with ai
by the ranking of the input structure – as their predecessor and as its other predecessor
the root node of the circuit Chr(m1,...,mk)n . The idea behind this construction is to have a
subcircuit for each possible input (a1, ..., a`) to f , which returns 0 if there is at least one
hi which does not evaluate to ai and returns f(a1, ..., a`) if all of them do. The results of
all these subcircuits then get added together, since there is only exactly one, which may
return a value other than 0, namely the one representing the given input to f .
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3. If h , f(h1, ..., h`) for a `-ary function symbol f ∈ Ls and index terms h1, ..., h`, then
C
h(m1,...,mk)
n is defined as above but with the input gates describing the function values
of f instead of constant gates. We know where the correct input gate is, since we know
the ordering and arities of the function symbols in the input structure.
Let t be a number term:
1. If t , c for c ∈ R, then Ct(m1,...,mk)n consists of a constant gate with value c.
2. If t , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`, then
C
t(m1,...,mk)
n is defined analogously to the second case of defining index terms.
3. If t , f(h1, ..., h`) for a `-ary function symbol f ∈ Lf and index terms h1, ..., h`, then
C
t(m1,...,mk)
n is defined as above but with the input gates describing f instead of constant
gates.
4. If t , t1 + t2 or t , t1 × t2 for number terms t1, t2, then Ct(m1,...,mk)n consists of a + or
× gate at the top with the circuits Ct1(m1,...,mk)n and Ct2(m1,...,mk)n as its predecessors.
If ϕ is a sentence, then this construction leads to a circuit deciding S = {D ∈ Struct(σ) |
D |= ϕ}. Since this circuit’s depth does not depend on n and its size is polynomial in n,
S ∈ AC0R.
AC0R ⊆ FOR[Arb]: To show that AC0R is included in FOR[Arb], we create, for any given AC0R
set S, an FOR[Arb]-sentence which defines S. In order to achieve this, we want to create
a sentence, which talks about the structure of the circuits of the AC0R-circuit family which
decides S. Since we have access to arbitrary functions, we can essentially just encode the
structure of any given circuit into functions and have the interpretation of the function
symbols we use be dependent on the length of the input n. However, the function symbols
themselves, and thus the formula, do not depend on n. Since the depth of our circuits
is constant and we can assume that they are full trees as shown in Lemma 19, we can
construct a sentence which essentially describes the gates on each level of the circuit. Let
S ∈ AC0R via circuit family C, depth(Cn) = d and let q be such that size(Cn) ≤ nq for all
n ∈ N. Without loss of generality, let Cn be a full tree as described in Lemma 19, i.e., for
every gate g in Cn it holds that all paths from input gates to g have the same length. We
now create a FOR[Arb]-sentence ϕ which defines the set decided by C. The set Lf of the
signature of ϕ will only contain one function symbol f , which then for every input gate v
in Cn leads to f(v) being interpreted as the value of v. Since Cn is of size at most nq, we
can uniquely identify the gates of Cn with elements of Aq. Let v be a gate in Cn encoded
by (v1, ..., vq). tn : Aq → R, cn : Aq → R, inn : Aq+1 → R and predn : A2q → R are functions
where tn(v1, ..., vq) is the type of v as per Definition 7, inn(v1, ..., vq, i) is 1 if v is the input
gate i of Cn and 0 otherwise, cn(v1, ..., vq) is the value of gate v if v is a constant gate or
0, if it is not and predn(v1, ..., vq, w1, ..., wq) is 1 if v is a predecessor of the gate encoded
by (w1, ..., wq) and 0 otherwise. We will use t, in, c and pred as the respective symbols
for these functions. Note that this means that the interpretation of these symbols depends
on the input structure. We can now create a q-ary number term valx(v1, ..., vq) for every
x ≤ d, such that it holds that if (v1, ..., vq) encodes a gate in Cn on level x (meaning that
every path from an input gate to v has length x) then for all inputs (a1, ..., an) to the circuit
Cn, valx(v1, ..., vq) is the value of the gate encoded by (v1, ..., vq) in Cn’s computation when
given an R-structure D where enc(D) = (a1, ..., an). We will define valx by induction on x.
If x = 0 then (v1, ..., vq) must encode an input gate. We therefore have:
val0(v1, ..., vq) , sumi(in(v1, ..., vq, i)× f(i)) (14)
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For 1 ≤ x ≤ d, define valx as follows:
valx(v1, ..., vq) ,χ[t(v1, ..., vq) = 2]× T2,x(v1, ..., vq)
+ χ[t(v1, ..., vq) = 3]× T3,x(v1, ..., vq)
+ χ[t(v1, ..., vq) = 4]× T4,x(v1, ..., vq)
+ χ[t(v1, ..., vq) = 5]× T5,x(v1, ..., vq)
+ χ[t(v1, ..., vq) = 6]× T6,x(v1, ..., vq) (15)
where
T2,x(v1, ..., vq) , c(v1, ..., vq) (16)
T3,x(v1, ..., vq) , sumqi (pred(i1, ..., iq, v1, ..., vq)× valx−1(i1, ..., iq)) (17)
T4,x(v1, ..., vq) , prodqi (pred(i1, ..., iq, v1, ..., vq)× valx−1(i1, ..., iq)) (18)
T5,x(v1, ..., vq) , sumqi (pred(i1, ..., iq, v1, ..., vq)× sign(valx−1(i1, ..., iq))) (19)
T6,x(v1, ..., vq) , sumqi (pred(i1, ..., iq, v1, ..., vq)× valx−1(i1, ..., iq)) (20)
We can now use valx to define a formula ϕ over signature {{}, {f}, {t, in, c, pred}} which
defines the set decided by Cn as follows: (Recall that d denotes the depth of the circuits of
the circuit family defining S.)
ϕ , ∀i1...∀iq(χ[t(i1, ..., iq) = 6 =⇒ vald(i1, ..., iq) = 1]) (21)
The formula ϕ is independent of the input length n, however the interpretations of its function
symbols of La are not. J
3.2 A Characterization for UP-AC0R
Having now developed a description for the non-uniform AC0R, in the upcoming part of
this paper we derive descriptions for two of its uniform variations. We start by giving a
description for the polynomial time uniform UP-AC0R. It turns out that we can define our
previously introduced rules SUMR and PRODR by using a polynomial time extension to our
first-order logic and therefore can use that logic to define the sets of UP-AC0R.
For this reason, we introduce another notation here:
I Definition 21. By FTIMER(f(n)) we will denote all functions that for a finite set S and
k ∈ N map from Sk to R or to S and that are computable by a R-machine in time bounded
by O(f(|S|)).
I Theorem 22. FOR[FTIMER(nO(1))] = UP-AC0R
Proof. FOR[FTIMER(nO(1))] ⊆ UP-AC0R: The construction of the circuit is analogous to the
one in Theorem 20. We now need to demonstrate that the constructed circuit is P-uniform.
This follows from the fact that the circuit’s size is polynomial in the length of its input n
and that the construction of each gate takes at most polynomial time. In fact, the time it
takes to construct the next gate when constructing the circuit in, for example, a depth-first
manner is constant in all cases except for those, in which a function or a predicate of La
needs to be evaluated. In those cases, the required time is polynomial. That means that the
entire circuit can be constructed in polynomial time. We will choose as the numbering of the
circuit just the order, in which the gates are first constructed. Since we can compute |A|
from n = |enc(D)| in logarithmic time as described on page 7, it follows that there exists a
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machine which on input (n, vnr, pidx) can compute (t, pnr, c) as described on page 6 in time
bounded by a polynomial in n.
UP-AC0R ⊆ FOR[FTIMER(nO(1))]: For a given UP-AC0R set S, we can also create a formula in
the same way as in Theorem 20. We only need to show that we can define the number terms
t(v1, ..., vq), c(v1, ..., vq), in(v1, ..., vq, i), pred(v1, ..., vq, w1, ..., wq), sumi(F (i1, ..., iq, w)) and
prodqi (F (i1, ..., iq, w)) in FOR[FTIMER(nO(1))], since we can then just use the construction
from Theorem 20. Let A be the universe of the input structure.
1. Since the family defining S is P-uniform, clearly t(v1, ..., vq), c(v1, ..., vq) and in(v1, ..., vq, i)
can be defined in FOR[FTIMER(nO(1))].
2. sumi(F (i1, ..., iq, w)) can be defined in FOR[FTIMER(nO(1))] as follows:
a. If F (i1, ..., iq, w) , c for c ∈ R, then sumi(F (i1, ..., iq)) = |A|∗c, which can be computed
in a single step.
b. If F (i1, ..., iq, w) , X(h1(i1, ..., iq, w), ..., hk(i1, ..., iq, w)) for X ∈ Lf and h1, ..., hk
index terms, then the evaluation of X takes constant time since its interpretation is
given in the input. The evaluation of each index term also takes at most polynomial
time and X needs to be evaluated no more than |A|q times. Afterwards, all the results
need to be summed up, which can be done in polynomial time. Therefore the whole
evaluation takes polynomial time.
c. If F (i1, ..., iq, w) , X(h1(i1, ..., iq, w), ..., hk(i1, ..., iq, w)) for X ∈ La and h1, ..., hk
index terms, then the evaluation of X takes polynomial time. But since this only
introduces a polynomial addition to the calculation above, this evaluation can be done
in polynomial time as well.
d. If F (i1, ..., iq, w) , t1(i1, ..., iq, w) + t2(i1, ..., iq, w) or t1(i1, ..., iq, w) ∗ t2(i1, ..., iq, w)
or sign(t1(i1, ..., iq, w)) for number terms t1, t2, then clearly the evaluation takes
polynomial time.
3. prodi(F (i1, ..., iq, w)) can be defined analogously.
4. pred(v1, ..., vq, w1, ..., wq) can be defined in FOR[FTIMER(nO(1))] in the following way:
We define the predicate
predk :=
 (v1, ..., vq, w1, ..., wq, k1, ..., kq)
∣∣∣∣∣∣∣∣∣∣
v is the kth predecessor of w
where v is the gate encoded by
(v1, ..., vq), w is the gate encoded
by (w1, ..., wq) and k is the num-
ber encoded by (k1, ..., kq).
 (22)
which we can evaluate in polynomial time, since S is P-uniform. We can now define
pred(v1, ..., vq, w1, ..., wq) in FOR[FTIMER(nO(1))] as follows:
pred(v1, ..., vq, w1, ..., wq) , χ[∃k1, ...,∃kqpredk(v1, ..., vq, w1, ..., wq, k1, ..., kq)] (23)
Therefore we can define S using a FOR[FTIMER(nO(1))] sentence. J
3.3 A Characterization for ULT-AC0R
We have demonstrated that the same construction as in the proof of Theorem 20 can be
applied in the P-uniform case if we restrict our logic to a polynomial extension rather than a
universal one. For the second uniformity result, we will produce a description for ULT-AC0R
sets. The construction is again very similar to the one for the non-uniform case. This
time, however, we need to explicitly extend our logic by the sum and product rule, since we
could not define them in FOR[FTIMER(logn)] (and we believe that they cannot be defined
therein).
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Additionally, we take advantage of the tree-like nature of the circuits we constructed with
our method so far and number their gates in a post-order fashion. This will be helpful for
showing LT-uniformity, since it gives us the path from the output gate to any other gate and
hence allows us to construct it without needing to construct the entire circuit.
I Theorem 23. FOR[FTIMER(logn)] + SUMR + PRODR = ULT-AC0R
Proof. FOR[FTIMER(logn)] + SUMR + PRODR ⊆ ULT-AC0R: Just as in the polynomial
case, we will use the same construction as in Theorem 20 for the logarithmic case, adding
only the construction for sumi and prodi, which are quite natural operations for unbounded
fan-in circuits. Showing the LT-uniformity of the resulting circuit, however, is not as simple
as it was in Theorem 22, since we cannot just construct the entire circuit to retrieve the
information for a singular gate. We can, however, construct only part of the circuit to
arrive at the gate which we would like to retrieve in order to remain within logarithmic
time. We will essentially construct the path from the output node to the node we are
looking for, which has constant length. Let S be the set of R-structues defined by a given
FOR[FTIMER(logn)] + SUMR + PRODR-sentence ϕ. To create a circuit family deciding S,
define the structure of our circuit depending on ϕ similarly to the proof of Theorem 20. Here
however, we will make sure that for each gate v, we know the fullsize of all of its direct
subcircuits, i.e., the subcircuits induced by v’s predecessor gates, in order to make sure
that we continue our construction at the right predecessor of v. In doing so, we can always
compute the fullsizes of the predecessor subcircuits of any given node in time constant in the
length of the input. We will additionally number our nodes in post-order, to ensure that we
know where to continue constructing our circuit. The circuit is then constructed/structured
as follows:
Since the input gates do not behave tree-like, we explicitly give the numbering they get,
whenever it is needed: the ith input gate is numbered fullsize(Cn)+ i. At the very top of the
circuit, there is the output node numbered fullsize(Cn). Its predecessor is then numbered
fullsize(Cn)− 1 and structured as follows: Let the root gate of the subcircuit representing ϕ
be numbered q.
1. Let ϕ , ∃yψ(y). Then the construction is as in Theorem 20. The sign gate is numbered
q, the addition gate is numbered q − 1 and the root of the ith predecessor circuit
C
ψ(m1,...,mk,i)
n is numbered q − 2 − (u − i) ∗ fullsize(Cψ(m1,...,mk,1)n ). (We can use the
fullsize of Cψ(m1,...,mk,1)n here for each i, because Cψ(m1,...,mk,i)n has the same fullsize for
each i.)
2. If ϕ , ∀yψ(y), then the construction is as in Theorem 20 and the numbering is analogous
to the existential case.
3. Let ϕ , ¬ψ. Then the construction is as in Theorem 20, the subtraction gate is numbered
q, the constant gate with value 1 is numbered q − 1 and the root of Cψ(m1,...,mk)n is
numbered q − 2.
4. Let ϕ , ψ∧ξ. Then the construction is as in Theorem 20, the sign node is numbered q, the
× gate is numbered q−1, the root of Cψ(m1,...,mk)n is numbered q−2−fullsize(Cξ(m1,...,mk)n )
and the root of Cξ(m1,...,mk)n is numbered q − 2.
5. If ϕ , ψ ∨ ξ, ϕ , ψ =⇒ ξ or ϕ , ψ ⇐⇒ ξ, then Cϕ(m1,...,mk)n and its numbering
follows analogously to ϕ , ψ ∧ ξ.
6. Let ϕ , h1 = h2 for index terms h1, h2. Then the construction is as in Theorem
20, the equality gate is numbered q, the root of Ch1(m1,...,mk)n is numbered q − 1 −
fullsize(Ch2(m1,...,mk)n ) and the root of Ch1(m1,...,mk)n is numbered q − 1.
7. If ϕ , t1 = t2 for number terms t1, t2, then Cϕ(m1,...,mk)n is defined and numbered
analogously to the case with index terms.
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8. Let ϕ , t1 < t2 for number terms t1, t2. Then Cϕ(m1,...,mk)n is defined as in Theorem 20
and numbered analogously to the case of equality.
For the cases 6, 7 and 8, we also need to show how construction and numbering can be done
for non-formula index and number terms. We will define these by induction as well. Let h
be an index term:
1. Let h , x for x ∈ V . Then the construction is as in Theorem 20 (The constant gate is
numbered q).
2. Let h , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`.
Then the construction is as in Theorem 20. The addition gate is numbered q, the
subcircuits induced by the multiplication gates each have the same fullsize, namely sh,× :=∑
1≤i≤`
(fullsize(C(hi(m1,...,mk))n )+2)+2. Therefore the ith × gate is numbered nrh,×,i := q−
1−(n`−i)∗sh,×. For the ith × gate the constant gate containing the function value (in the
case of characteristic functions 1 or 0) is numbered nrh,×,i−1. For the subcircuit induced
by the respective rth equality gate, the numbering is as follows: the equality gate itself is
numbered nrh,=,i,r := nrh,×,i − 2 − (
∑
r+1≤j≤k
fullsize(Chj(m1,...,mk)n ) + 2). The constant
gate containing the value rank(ar) is numbered nrh,=,i,r− 1− fullsize(Chr(m1,...,mk)n ) and
the root of Chr(m1,...,mk)n is numbered nrh,=,i,r − 1.
3. If h , f(h1, ..., h`) for a `-ary function symbol f ∈ Ls and index terms h1, ..., h`, then
the construction is as in Theorem 20 and the numbering is done as above, but with the
input gates numbered according to the rule at the top.
Let t be a number term:
1. If t , c for c ∈ R, then the construction is as in Theorem 20.
2. If t , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`, then the
construction is as in Theorem 20 and the numbering is done as described in the case of
index terms.
3. If t , f(h1, ..., h`) for a `-ary function symbol f ∈ Lf and index terms h1, ..., h`, then the
construction is as in Theorem 20 and the numbering is done as described in the case of
index terms.
4. If t , t1+ t2 or t , t1× t2 for number terms t1, t2, then the construction is as in Theorem
20. The addition gate is numbered q, the root of Ct2m1,...,mkn is numbered q − 1 and the
root of Ct1(m1,...,mk)n is numbered q − 1− fullsize(Ct2(m1,...,mk)n ).
5. If t , sumi(t1(i)) for a number term t1 in which i occurs freely, then Ct(m1,...,mk)n
consists of an addition gate at the top, numbered q, with the root nodes of the cir-
cuits Ct1(m1,...,mk,i)n , 1 ≤ i ≤ u as its u predecessors, numbered q − 1 − (u − i) ∗
fullsize(Ct1(m1,...,mk,i)n ), similar to the case of existential quantification. If i does not
occur freely in t1, then the predecessors of node q are u gates, of which each induces a
copy of the circuit Ct1(m1,...,mk)n and which are numbered the same way as for the case
where i is free in t1.
6. If t , prodi(t1(i)) for a number term t1, then the construction and numbering is done as
above, just using a multiplication gate instead of an addition gate.
Note that this numbering gives each gate a distinct number and makes sure that for all non-
input gates v it holds that v’s number is higher than those of v’s predecessors. Additionally,
it holds that for any two predecessors v1 and v2 of v, if v1 is numbered lower than v2, then
all nodes in v1’s induced subcircuit are also numbered lower than v2 and vice versa. Since we
can compute the fullsize of any subcircuit in constant time, we can also compute the number
of the node where we need to continue in constant time. Note also that since the input
gates do not behave tree-like there are holes in the numbering. Now we define an R-machine
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M which on input (n, vnr, pidx) returns (t, pnr, c) as described on page 6. As described on
page 7, we know that we can compute |A| from n = |enc(D)| in time logarithmic in n. To
now produce the desired output, we take advantage of our node numbering. We know that
our last node – the output node – has number fullsize(Cn) and its singular predecessor node
has number fullsize(Cn) − 1. Let fsϕ denote fullsize(Cϕ(m1,...,mk)n ) – which is the same as
fullsize(Cϕ(m1,...,mk,i)n ) etc., since the variable assignments do not have an effect on the size
of the circuit – and u, as in the proof of Theorem 20, the size of the universe of the input
structure |A|. Now the machine works as follows: If vnr > fullsizeCn+n, then return (0, 0, 0).
If vnr = fullsize(Cn) then return (6, fullsize(Cn)− 1, 0) if pidx = 1 and (6, 0, 0) otherwise. If
vnr = fullsize(Cn) + i, for i ∈ {1, ..., n} then return (1, 0, i). Otherwise proceed as follows:
Let q be the number of the root of the current subcircuit. (We will use q to describe both
the value q and the register in which we store that value.)
1. Let ϕ , ∃yψ(y). If vnr = q, then return (5, q − 1, 0) if pidx = 1 and (5, 0, 0) otherwise.
If vnr = q − 1, then return (3, q − 2 − (u − pidx) ∗ fsψ, 0) if pidx ≤ u and (5, 0, 0)
otherwise. Otherwise gate vnr is contained in the subcircuit induced by the gate numbered
y = q − 2 − (
⌈
q−1−vnr
fsψ
⌉
− 1) ∗ fsψ where y is the smallest natural number such that
y ≥ vnr and y = q − 2− (u− i) ∗ fsψ for some i ∈ {1, ..., u}. We can compute y in time
logarithmic in u by using binary search on i. We therefore store y in q and continue with
the construction of the subcircuit induced by node y.
2. If ϕ , ∀yψ(y), then the construction is analogous to the existential case.
3. Let ϕ , ¬ψ. If vnr = q, then return (7, q − 1, 0) if pidx = 1, (7, q − 2, 0) if pidx = 2 and
(7, 0, 0) otherwise. If vnr = q − 1, then return (2, 0, 1). Otherwise, store q − 2 in q and
continue with the construction of Cψ(m1,...,mk)n .
4. Let ϕ , ψ ∧ ξ. If vnr = q then return (5, q − 1, 0) if pidx = 1 and (5, 0, 0) otherwise. If
vnr = q − 1 then return (4, q − 2 − fullsize(Cξ(m1,...,mk)n ), 0) if pidx = 1, (4, q − 2, 0) if
pidx = 2 and (4, 0, 0) otherwise. Otherwise, if vnr ≤ q − 2− fullsize(Cξ(m1,...,mk)n ), store
q − 2− fullsize(Cξ(m1,...,mk)n ) in q and construct Cψ(m1,...,mk)n and otherwise store q − 2
in q and construct Cψ(m1,...,mk)n .
5. If ϕ , ψ ∨ ξ, ϕ , ψ =⇒ ξ or ϕ , ψ ⇐⇒ ξ, then proceed analogously to ϕ , ψ ∧ ξ.
6. If ϕ , h1 = h2 for index terms h1, h2, then proceed analogously to the Boolean connect-
ives.
7. If ϕ , t1 = t2 for number terms t1, t2, then proceed analogously to the Boolean connect-
ives.
8. If ϕ , t1 < t2 for number terms t1, t2, then proceed analogously to the Boolean connect-
ives.
For the cases 6, 7 and 8, we also need to explain how to construct the subcircuits for
non-formula index and number terms. We will define these by induction as well. Let h be an
index term:
1. Let h , x for x ∈ V . Then if the constant gate is numbered vnr, x must be xi for some
xi ∈ V , thus return (2, 0,mi). Otherwise return (0, 0, 0).
2. Let h , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`.
Note: the numbers nh,×,i and nrh,=,i,r are as they were defined in the structure of
the circuit. If vnr = q then return (5, q − 1, 0) if pidx = 1 and (5, 0, 0) otherwise. If
vnr = q − 1 then return (3, nrh,×,pidx , 0) if pidx ≤ u` and (3, 0, 0) otherwise. Otherwise
let nr× := min{nrh,×,i | nrh,×,i ≥ vnr, 1 ≤ i ≤ u`}. (The smallest number nrh,×,i
greater than or equal to vnr) If vnr = nr× then return (4, nh,=,i,pidx , 0) if pidx ≤ `,
return (4, nr× − 1, 0) if pidx = l + 1 and return (4, 0, 0), otherwise. (i here is the
corresponding i from the definition of nr×.) If vnr = nr× − 1 then return (2, 0, c)
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where c is the value of f(a1, ..., a`) if (a1, ..., a`) is the lexicographically ith input to
f . Otherwise let nr= := min{nrh,=,i,r | nrh,=,i,r ≥ vnr, 1 ≤ i ≤ u`, 1 ≤ r ≤ `}.
(The smallest number nrh,=,i,r greater than or equal to vnr) If vnr = nr= then return
(8, nr= − 1− fullsize(Chi(m1,...,mk)n ), 0) if pidx = 1, (8, nr= − 1, 0) if pidx = 2 and (8, 0, 0)
otherwise. If vnr = nr= − 1− fullsize(Chi(m1,...,mk)n ) then return (2, 0, a) where a is the
value of the rth element of the lexicographically ith input to f . Otherwise store nr= − 1
in q and continue with the construction of Chi(m1,...,mk)n , where i is the respective i from
the definition of nr=.
3. If h , f(h1, ..., h`) for a `-ary function symbol f ∈ Ls and index terms h1, ..., h`, construct
analogously to the case above, except for the gates for function values. Those would be
input gates in this case and if vnr was the number of one of those, the machine would
have returned already in the very beginning.
Let t be a number term:
1. If t , c for c ∈ R. Then if the constant gate is numbered vnr, return (2, 0, c). Otherwise
return (0, 0, 0).
2. If t , f(h1, ..., h`) for a `-ary function symbol f ∈ La and index terms h1, ..., h`, then
construct analogously to the case of index terms.
3. If t , f(h1, ..., h`) for `-ary function symbol f ∈ Lf and index terms h1, ..., h`, then
construct analogously to the case of index terms.
4. If t , t1 + t2 or t , t1 × t2 for number terms t1, t2, continue constructing as in the case
of Boolean connectives.
5. Let t , sumi(t1(i)) for a number term t1. If vnr = q then return (3, q − 1− (u− pidx) ∗
fullsize(Cnt1(m1, ...,mk, pidx)), 0) if pidx ≤ u and (3, 0, 0) otherwise. Otherwise store
q− 1− (u−pidx)∗ fullsize(Cnt1(m1, ...,mk, pidx)) in q and continue with the construction
of Ct1(m1,...,mk,pidx)n .
6. If t , prodi(t1(i)) for a number term t1, then continue constructing as in the case of sumi.
The wayM works, after decoding the input structure, it only ever needs to perform a constant
number of operations on each level of the circuit, with the exception of the predicates and
functions which are not given in the input structure. For those, M needs logarithmic time.
This means in total that since the circuit only has constant depth and hence a constant
number of levels, M works in logarithmic time. Therefore, S is an element of ULT-AC0R.
ULT-AC0R ⊆ FOR[FTIMER(logn)]+SUMR+PRODR: Showing that a set S ∈ ULT-AC0R can
be defined using FOR[FTIMER(logn)] + SUMR +PRODR is done in the same way as it was
done in the polynomial case (Theorem 22). We construct the formula analogously and we
can compute the functions we need for that construction in logarithmic time as follows:
1. We can compute t(v1, ..., vq), c(v1, ..., vq), in(v1, ..., vq, i) and pred(v1, ..., vq) in logarithmic
time analogous to Theorem 22, since our circuit family is LT-uniform.
2. sumi and prodi are given in the specification of FOR[FTIMER(logn)] + SUMR +PRODR.
J
With the construction shown in the previous theorem we can now generalize that, whenever
we have a variant of AC0R given by a time complexity uniformity criterion that is at least
logarithmic, we can describe it using first-order logic extended with functions of that class’
time complexity and the sum and product rule. This result is formalized as follows:
I Corollary 24. For any function f : N→ N with f(n) ≥ logn for all n, it holds that
Uf -AC0R = FOR[FTIMER(f(n))] + SUMR + PRODR, (24)
where Uf -AC0R is the class of sets decidable by circuit families, which can be constructed as
described on page 6 in time bounded by O(f(n)).
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I Remark 25. The logarithmic bound for f in Corollary 24 stems from the time it takes to
decode an encoded R-structure as mentioned on page 7.
I Remark 26. Even though we have only considered functional R-structures in this paper,
our findings can be generalized for R-structures which use relations as well, since any relation
can be expressed via its characteristic function.
4 Conclusion
We showed that the computational power of circuits of polynomial size and constant depth
over the reals can be characterized in a logical way by first-order logic on metafinite structures.
This result is in analogy to corresponding characterizations for Boolean circuits [11] and
arithmetic circuits [9]. In the Boolean and arithmetic context, it is shown that the numerical
predicates of addition and multiplication play a special role: If we enhance first-order logic by
these, we obtain a logic as powerful as LT-uniform AC0-circuits, i.e., ULT-AC0 = FO[+,×].
This does not seem to hold in our case of computation over the real numbers: ULT-AC0R
looks more powerful than FOR[+,×], since real numbers can be manipulated more general by
R-machines operating in logarithmic time than in first-order formulas. Maybe an equivalence
can be obtained with a more powerful logic for real numbers, but this is a question for further
research.
We consider it worthwhile to study logical characterizations of analogues of further circuit
classes of unbounded or semi-unbounded fan-in, most prominently SAC1R and AC1R. In
the theory of arithmetic complexity, i.e., computation over arbitrary semi-rings, first an
analogue of Immerman’s Theorem was shown in [9], and this was later used to obtain logical
characterizations of the larger arithmetic classes NC1, SAC1 and AC1 [5]. Remarkably these
characterizations did not build on logics with repeated quantifier blocks (like in [11]) or
restricted fixed-point logic (like in [4]). Instead, new logical characterizations of the Boolean
classes NC1, SAC1 and AC1 were given, somewhat similar to earlier ideas from Compton
and Laflamme [2], and these were then shifted to the arithmetic setting. Maybe this can also
be useful in our context to develop characterizations for SAC1R and AC1R (and maybe obtain
a new characterization of AC1R).
In the theory of computation over the reals, separations among classes are known which
are widely open in the discrete world; we only mention the separation of NCR and PR [3]. In
the circuit world, the most prominent open question is if TC0 = NC1 (see the discussion in
[12]). In our context, it is intriguing to study the landscape between AC0R and NC1R. Is there
any meaningful way to add computational power to AC0R without already arriving at the
full power of NC1R? Observe that up to date, no reasonable real analogue of the class TC0
is known. In Boolean complexity, TC0 is obtained by enriching AC0-circuits with majority
gates. Here, the class AC0R is closed under all reasonable forms of majority and threshold
operations. A first step forward will be to separate AC0R and NC1R, a real world analogue of
a classical circuit separation from the eighties [7].
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